Formation of silicon nanostructures with a combination of spacer technology and deep reactive ion etching by Daniel CS Bien et al.
Bien et al. Nanoscale Research Letters 2012, 7:288
http://www.nanoscalereslett.com/content/7/1/288NANO EXPRESS Open AccessFormation of silicon nanostructures with a
combination of spacer technology and deep
reactive ion etching
Daniel CS Bien*, Hing Wah Lee and Siti Aishah Mohamad BadaruddinAbstract
A new method of fabricating high aspect ratio nanostructures in silicon without the use of sub-micron lithographic
technique is reported. The proposed method comprises two important steps including the use of CMOS spacer
technique to form silicon nitride nanostructure masking followed by deep reactive ion etching (DRIE) of the silicon
substrate to form the final silicon nanostructures. Silicon dioxide is used as the sacrificial layer to form the silicon
nitride nanostructures. With DRIE a high etch selectivity of 50:1 between silicon and silicon nitride was achieved.
The use of the spacer technique is particularly advantageous where self-aligned nanostructures with potentially
unlimited lengths are formed without the need of submicron lithographic tools and resist materials. With this
method, uniform arrays of 100 nm silicon nanostructures which are at least 4 μm tall with aspect ratio higher than
40 were successfully fabricated.
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As microdevices shrinks towards nanoscale, formation of
high aspect ratio nanostructures will be more challen-
ging. These nanostructures has numerous applications
such as photonic crystals [1,2], thermoelectric generators
[3], sensors [4], resonators [5], nanocapacitors [6] and
nano-molds [7] for nanoimprint lithography. The aspect
ratio of the device is defined by the depth to width ratio
of the structure.
Typically, in semiconductor device fabrication, a
combination of sub-micron lithography techniques and
etching are commonly used in generating patterns with
nano dimensions. Such techniques includes electron
beam lithography [8], dip-pen lithography [9], near
field scanning probe lithography [10], nanoimprint lith-
ography [7] and x-ray lithography [11]. However, these
techniques might not be suitable to produce high as-
pect ratio nanostructures as there is resist imposed
limitations during etching, namely the resist thickness
is thin and unable to withstand long durations of high
power plasma etching. Alternatively, silicon* Correspondence: daniel.bien@mimos.my
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in any medium, provided the original work is pnanostructures or nanowires can also be synthesized
by bottoms-up method via chemical vapour deposition
[12], laser-ablation [13] and thermal evaporation [14]
techniques. However, organising these nanowires into
ordered arrays is challenging and the synthesis process
often requires the use of metal catalyst or nano-
powders which are not compatible with the standard
CMOS fabrication processes.
In this letter, we demonstrate a new method of
forming high aspect ratio silicon nanostructures, where
very accurate alignment of the nanostructures can be
achieved because the alignment is not determined by
the lithographic tool but by the spacer technique used.
The fabrication method is divided into two parts
where arrays of silicon nitride nanostructures are first
formed by the CMOS spacer method which is typically
used in the fabrication of nanometer transistors. The
formed nitride nanostructured arrays are then used as
a masking layer during the silicon etching process. To
produce an array of silicon nanostructures, we etch
the silicon substrate in an inductively coupled plasma,
Tegal AMS 110 DRIE system. Further details are
described in the following methodology and results
sections.Open Access article distributed under the terms of the Creative Commons
g/licenses/by/2.0), which permits unrestricted use, distribution, and reproduction
roperly cited.
Figure 1 Process flow for fabricating silicon nanostructures with a combination of silicon nitride nano-spacers and deep reactive ion
etching of silicon.
Table 1 DRIE of silicon with SF6 and C4F8 plasma
Process Conditions Value
Source Power 1500 W
Bias Power 12 W
SF6 Flow 250 sccm
C4F8 Flow 300 sccm
Silicon Etch Rate 1.5 μm/min
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The process of forming the silicon nanostructures is illu-
strated in Figure 1. All experiments were conducted on
700 μm thick, 200 mm diameter silicon substrates. First,
a 200 nm thick silicon dioxide (SiO2) layer was ther-
mally grown by wet oxidation. The SiO2 layer was then
photolithographically patterned into lines and etched
with a combination of CF4 and CHF3 plasma in a react-
ive ion etching system (Figure 1a). A silicon nitride
(Si3N4) layer is deposited onto the SiO2/Silicon surfaces
by low pressure chemical vapor deposition, LPCVD
(Figure 1b). Silicon nitride spacers were then formed by
time controlled etching of the nitride layer with tetra-
fluoromethane (CF4) and trifluoromethane (CHF3)
plasma (Figure 1c). The silicon nitride spacers will be
used as an etch mask during the formation of the silicon
nanostructures. The widths of the nitride spacers are in
correlation with the deposited thickness of the PECVD
nitride layer and are also dependent on the directionality
of the plasma etch. The SiO2 layer was then selectively
removed in a buffered hydrofluoric acid (HF) solution
leaving behind an array of silicon nitride spacers or
nanostructures (Figure 1d). When characterizing the
etch rates of oxide and nitride in the buffered HF solu-
tion it was observed that oxide was etched at a rate of
70 nm/min while the etch rate of nitride in the same so-
lution was approximately 2 nm/min, showing very high
selectivity.
To form the high aspect ratio silicon nanostructures,
the silicon substrate with nitride nano-masking wasetched in an inductively coupled plasma (ICP) deep re-
active ion etching system (Figure 1e). Etching of the sili-
con utilizes an alternating sulfur hexafluoride (SF6) and
octafluorocyclobutane (C4F8) plasmas, where SF6 is used
as the etch gas and C4F8 as the passivation gas. During
the etch process, the substrate was mechanically
clamped and cooled by helium backside pressure to
maintains a low temperature at the substrate surface.
Detailed process conditions are shown in Table 1. Finally
the silicon nitride nano-mask can be removed leaving
behind only the silicon nanostructures (Figure 1f ) by
etching in buffered HF or in an orthophosphoric acid so-
lution with an etch rate of 20 nm/min at 175°C. The fab-
ricated structures were characterized with a JEOL
scanning electron microscope (SEM).Results and discussions
Utilising a combination of spacer method and deep re-
active ion etching presented in the previous section, fab-
ricated silicon nanostructures is illustrated in Figure 2,
showing an array (Figure 2a) and a close-up view
Figure 2 SEM images of (a) an array; and (b) a close-up view of
silicon nanostructures formed with a combination of spacer
method and deep reactive ion etching.
Figure 3 Fabricated 100 nm silicon nanostructures with at least
20:1 aspect ratio.
Figure 4 Fabricated 100 nm silicon nanostructures with at least
40:1 aspect ratio.
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achieved shows good etch selectivity between silicon and
silicon nitride (Si3N4) with silicon etch rate of 1.5 μm/
min and an etch selectivity value of 50:1 between silicon
and Si3N4. A higher etch selectivity of 70:1 was observed
between silicon and silicon dioxide (SiO2). However, in
this work SiO2 is used as the sacrificial layer to form the
Si3N4 nano-masking. It is desirable that at least 20 nm
of the mask layer remains after etching to inhibit rough-
ening of the silicon surface.
Significantly high aspect ratio silicon nanostructures
were successfully formed with this method. 100 nm
nanostructures were etched into the silicon substrate to
a depth of 2.3 μm and 4.2 with aspect ratios of 23 and
42 as illustrated in Figures 3 and 4 respectively. The
achieved aspect ratio of at least 40 is much higher than
those previously published by researchers working with
nanostructures. An aspect ratio of 20 was achieved by
Chang et al. [15] with a combination of nickel masking
and reactive ion etching; aspect ratio of 4.4 achieved by
Suh et al. [16] by nanoimprinting and capillary forcelithography; aspect ratio of 5.5 achieved by Cho et al.
[17] by nanoimprinting with poly-mthyl-methacrylate
(PMMA); aspect ratio of 3 achieved by Kwon et al. [10]
using near field scanning optical lithography and potas-
sium hydroxide etching with silicon nitride masking; as-
pect ratio of 25 achieved by Henry et al. [18] by
cryogenic silicon etching with alumina masking; aspect
ratio of 10 achieved by Peroz et al. [19] by step and re-
peat nanoimprint lithography; and aspect ratio of 10
achieved by Gowrishankar et al. [20] by block copolymer
lithography and NF3 based reactive ion etching.
Besides having high aspect ratio nanostructures, very ac-
curate structure alignment are achieved because the struc-
ture alignment is not determined by lithographic tool but
by the spacer method, where the length of the fabricated
structures can be unlimited. With the spacer method,
dimensions as fine as 10 nm can be achieved. However,
there is a dimension limitation during the silicon etch with
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create sidewall scalloping greater than 10 nm. Further
etching of silicon nitride in buffered HF can further reduce
the width of the nanostructures, where the lower limit of
the achievable width of the nanostructures is dependent
on the silicon dioxide thickness, silicon nitride thickness,
uniformity of the nitride coverage and directionality of the
etch process. It is also possible to reduce the dimensions
of the nanostructures through lateral isotropic plasma
etching of the nitride spacers where the process can be
controlled by varying the etch recipes used which is
dependent on gas ratios, chamber pressure and rf power.
However, to achieve accurate directional control is diffi-
cult and the etch rate of nitride can still be high. With wet
etching, the etch rate of nitride in buffered HF was found
to be only 2 nm/min which allows better control of the
final nitride dimensions.
Conclusions
In summary, we have demonstrated a method of fabricat-
ing high aspect ratio nanostructures in silicon using a
combination of CMOS spacer method to form silicon ni-
tride nanostructure masking and deep reactive ion etching
of silicon with SF6 and C4F8 plasma for applications in
photonics, photovoltaic and nano-electromechanical
(NEM) devices. The demonstrated fabrication method is
cost effective where it does not require the use of sub-
micron lithographic tools and techniques. Alignment of
the silicon nitride nano-masking can be controlled accur-
ately and the final silicon nanostructures formed are of as-
pect ratio higher than 40 which is significantly higher than
that produced previously for nanostructures. In this work,
etch selectivity between silicon and silicon nitride of ap-
proximately 50:1 was achieved and the authors believe
that the dimensions of the nanostructures can be further
reduced by thinning the silicon nitride nano-masking in
buffered hydrofluoric acid solution.
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